

Europäischee Patentamt
European Patent Office
Office suropeen des brevete



(11) EP 0 702 379 A1

(12)

EUROPEAN PATENT APPLICATION

- (43) Date of publication: 20,09,1996 Bulletin 1986/12
- (51) Int Cl.5: H01F 27/28, G11B 5/31
- (21) Application number: 95306536,4
- (22) Date of filing: 15.09.19\$5
- (84) Designated Contracting States: DE FR GB
- (30) Priority: 15.09.1984 JP 221444/94
- (71) Applicant: KABUSHIKI KAISHA TOSHIBA Kawasaki-shi, Kanagawa-kan 210, Tokyo (JP)
- (72) Inventors:
 - Sato, Toshiro, c/o Intellectual Property Div. Tokyo 105 (JP)
 - Mizoguchi, Tetsuhiko,
 c/o intellectual Prop. Div.
 Tokyo 105 (JP)
- (74) Representative: BATCHELLOR, KIRK & CO. 2 Paar Tree Court Farringdon Road London EC1R 0D8 (GB)

(54) Electronic and/or magnetic devices

(57) A electronic and/or magnetic device is disclosed having an underlying conductor (2) formed in a predetermined pattern on a surface of an underlying insulator (1) and made of at least one member selected from the group consisting of Ti. Ta, Mo, Cr, Nb and W and their alloy, a main conductor (3) made of Cu formed in a predetermined pattern on the underlying conductor (2), a first coating conductor (4) made of at least one member selected from the group consisting of Ti, Ta, Mo, Nb and Ni and their alloy, and a second coating conductor (5) made of at least one member selected from the group consisting of Au and Al and their alloy that are formed in this order so as to coat a surface of the main conductor (3) made of Cu facing the surrounding insulator (6).




FIG. 2

Description

25

45

The present invention relates to electronic devices having a layered conductor wiring using Cu as a main conductor, and to magnetic devices having a coil formed of such a layered conductor wiring.

Recently, there has been a rapid progress in light-weight miniaturization of various electronic apperatuses. There is a strong demand for electronic devices constituting the electronic apparatuses to be smaller, thinner, and lighter than ever before. To satisfy the demands, a surface mounting device (SMD) is now widely employed. Furthermore, to integrate SMDs at a high density, studies have been conducted on a multi-chip module (MCM) comprising a multi-layer wiring substrate and a plurality of bare chips mounted on the substrate.

In the multi-layer wiring substrate, it is required that the resistance of the wiring and the dielectric constant of the insulating material around the wiring should be low in order to reduce a signal transmission delay. To satisfy this requirement, Cu is used as a wiring conductor material and SiO₂, polymide, or the like is used as a surrounding insulating material. If a structure is formed by contacting Cu directly with the insulating material, Cu will be diffused into SiO₂ or reacted with polyamic acid that is the precursor of the polyfinide. Consequently, the diefectric constant of the insulating material decreases and further the wiring resistance increases, in some cases. Generally, in the prior art, a multi-layer wiring is formed so as not to contact Cu directly with the insulating material. For example, in the case where SiO₂ is used as the insulating material, Cu is coated with Ni or TiN to suppress Cu diffusion. On the other hand, when polyimide solution of the polyimide.

Now, we will explain an example of a manufacturing process of a conventional multi-layer wiring substrate using Cu as the main conductor and polyimide as an ineutating material.

- (a) First, on an insulating substrate made of, for example, alumina, a Ti film and a Cu film are sequentially formed by a vacuum deposition method or the like. The Ti film used herein is approximately 0.1 µm in thickness and is used as an underlying conductor exhibiting good adheelveness to the substrate. The Cu film used herein is approximately 1 µm in thickness and is utilized as a conductor for a plating electrode which will be part of the main conductor. Thereafter, a thick resist film is coated over the entire surface of the above-obtained structure and is patterned by photolithography, thereby forming openings at a portion in which wiring is formed.
- (b) After Cu as the main conductor is allowed to grow by electroplating in the opening portion of the resist to a predetermined thickness, the resist is peeled off, As a expling for suppressing the reaction between the Cu main conductor and a polyimide pracursor, a Ti film is formed by the vacuum deposition method or the like so as to cover an exposed Cu face.
- (c) A resist for removing a layered conductor (TI/Cu/TI) present in a space portion is patterned by photolithography. Thereafter, using the resist thus patterned as a mask, Ti and Cu are alternately etched by an enchant for removing Ti containing mainty of acetic acid, nitric acid and hydrofluoric acid, and by an etchant for removing Cu containing ferric chloride and water.
- (d) A polyimide film serving as an insulator is formed over the entire surface and contact holes are made therein.
 - (e) The aforementioned steps (a) to (d) are repeated, thereby forming a multi-layer wiring. Finally, pad holes are made, and an Ni film having at least 1 µm in thickness and an Au film having at least 1 µm in thickness, both serving as a pad conductor, are sequentially formed by the vacuum deposition method or the like. After that, a resist (not shown) is patterned by photolithography. Using the resist pattern as a mask, Au and Ni present other than the pad portion are removed, thereby forming the pad conductor.

However, the aforementioned prior art has the following problems:

- (1) It is difficult to control the alternate etching of TVQu/Ti in Step (c) without failure. For example, when Cu is etched, a side atching of Cu is inevitable since Ti is scarcely etched. As a result, overhang of Ti occurs as shown in FIG. 1. If the overhang occurs in a lower portion of the conductor, air teams may be easily incorporated when a precursor of polyimide serving as an insulator is coated in a later etep. Air teams, if incorporated in a mutiliayer wiring substrate, as
 - (2) Fabrication steps are complicated since patterning has to be performed after the pad portion is independently coated with a metal such as Ni or Au.

Of the aforementioned problems, it is considered that problem (2) can be overcome by coating the main conductor made of Cu with AI or an AI alloy as described in, for example, Jpn. Pat. Appln. KOKAI Publication No. 60-126641. However, the AI or AI alloy coating Cu induces stress-migration, thermal-migration, or electro-migration which may further cause hillocks. The generated hillocks are likely to develop into a number of voids which possibly facilitate reaction of an exposed Cu portion with an insulator.

Furthermore, the conductor material which is formed into a coil, is used in an planar inductor or transformer, and a thin-film magnetic head. In this case, also, Cu having a high conductivity is mostly used to reduce coil resistance. Hitherto, in such magnetic devices, a resist is widely used as an insulator between coil lines and of the upper portion of the cost lines (Amorphous Electron Davice Research Institute, Research Report, April, 1994). This is because when polytimide or SiO₂ is used instead of a resist as an insulator, the same problems are caused as in the case of the multi-layer wiring substrate mentioned above, that is, difficulties associated with a process control and complexity of manufacturing steps. For example, in a thin-film magnetic head having a conductor consisting of Cu coated with Ni described in Jpn. Pat. Apptin. KOKAI Publication No. 1-277311, the aforementioned problems are inevitably caused. When a resist is used as an insulator, due to poor thermal realistance of the resist, temperature of a process has to be reduced. In particular, when annealing is performed in the magnetic field to impart magnetic anisotropy to a magnetic substance, the uppermost temperature is restricted to a heat resistance temperature of the resist (approximately 200°C). For this reason, it is impossible to sufficiently reduce magnetic anisotropic dispersion, causing problematic deterioration in frequency characteristic.

As described above, in electronic devices such as a multi-layer witing substrate containing a layered conductor wiring using Cu as the main conductor, and in magnetic devices represented by an inductor, transformer and magnetic head, containing a planar coil formed of such layered conductor wiring, there are problems such as difficulties associated with a process control and complexity in manufacturing steps. Furthermore, since a process cost increases accompanying these problems, practical uses of the electronic devices and magnetic devices are delayed. Hence, they have not yet risen large-scale industrial demands.

An object of the present invention is to improve controlling of a process and is to simplify manufacturing steps of a layered conductor wiring using Cu as the main conductor, thereby attaining a raduction of cost and practical uses of the electronic devices such as a multi-layer wiring substrate and of the magnetic devices such as an inductor, transformer, and magnetic head, all using the layered conductor wiring.

The electronic device of the present invention comprises a conductor wiring enclosed with an underlying insulator and a surrounding insulator, the conductor wiring having an underlying conductor formed in a predetermined pattern on a surface of the underlying insulator and made at at least one selected from the group consisting of Ti. Ta, Mo, Cr, Nb, and W; a main conductor made of Cu formed on the underlying conductor in a predetermined pattern; a first coating conductor made of at least one selected from the group consisting of Ti. Ta, Mo, Nb, and Ni and a second coating conductor made of at least one selected from the group consisting of Au and Al that are formed in this order so as to coat the surface facing the surrounding insulator of the main conductor made of Cu.

The magnetic devices of the present invention include, for example, those which have a coil formed by using the layered conductor wiring having the aforementioned structure.

This invention can be more fully understood from the following detailed description when taken in conjunction with the accompanying drawings. In which:

FIG. 1 is a cross-sectional view showing a conventional tayened conductor wiring;

25

30

35

40

50

55

FIG. 2 is a cross-sectional view showing an example of the layered conductor wiring according to the present invention;

FIGS. 3A to 9C are cross-sectional views showing the layered conductor wiring according to the present invention;

FIGS. 4A to 4E are cross-sectional views showing an example of the manufacturing process of the layered conductor wiring according to the present invention;

FIGS. 5A to 5E are cross-sectional views showing another example of the manufacturing process of the layered conductor wirting according to the present invention;

FiGS. 6A to 6E are cross-sectional views showing still another example of the manufacturing process of the layered conductor wiring according to the present invention;

FIGS. 7A and 7B are a plan and cross-sectional views of the thin-film coil fabricated in Example 3 of the present invention:

FIGS. 8A and 85 are a plan and cross-sectional views of a planar choke collitabricated in Example 4 of the present invention;

Fig. 9 is a perspective view of the planar transformer lebricated in another Example of the present invention, and

FIG. 10 is a parapactive view of the thin-film magnatio head (abricated in still another Example of the present invention.

The layered concuctor wiring according to one embodiment of the present invention is shown in Fig. 2. As shown in this figure, on an underlying insulator 1, an underlying conductor 2 processed in a predetermined pattern and the main conductor 3 made of Cu are formed. If desired, for example to assist tabrication by electroplating, a conductor layer 3a to a plating electrode can be inhibitly applied to the underlying insulator 1. Use of such a layer 3a is optional and nut essential. If present, it can be regarded as a part of the main conductor 3, since the layer 3a and the nation conductor must both be of copper. The surface facing a surrounding insulator of the main conductor 3 made of Cu is coated with a first coeting conductor 4 and a second coating conductor 5. The surrounding insulator of made of polyimide or SiO₂ is provided on the layered conductor wiring having such a stricture. Furthermore, contact hales are formed in the insulator 5, and a boricing wire 10 made of Au or Al is connected to the second coating constructor 5.

As described above, as the underlying conductor, use is made of at least one type of metal selected from the group consisting of Tt. Ta, Mo, Cr. Nb. and W and their alloy. As the first coating conductor, use is made of at least one type of metal selected from the group consisting of Tt, Ta. Mo, Nb, and Ni and their alloy. As the accord coating conductor, use is made of at least one type of metal selected from the group consisting of Au and Al and their alloy.

The thickness of the underlying conductor 2 is preferably 0.05 µm or more, the thickness of the first and second coating conductors 4 and 5 is 0.5 µm or more, and preferably 1 µm or more. This is defined on the basis of the following. That is, if the thickness of the underlying conductor 2 is extremely the, a failure in echesion will negate the following of Cu in contrast, if the thickness of the econd coating conductors 4 and 8 is extremely thin, sufficient recruitcel strength will not be obtained when bending wires are connected to pad portions. The uppermost thickness of the underlying conductors 2, the first and second coating conductors 4 and 5 may be set to a value triumer than that of the meth conductor 3 made of Cu. The uppermost thickness, although varies depending on usage, is generally 10 µm or less.

In the layered writing according to the present invantion, by selecting an appropriate metal species from the metal group mentioned above as the underlying conductor 2, the first and second coating conductor 4 and 5, no eventuage are generated in the lower penjon of a conductor wiring as shown in FiGS. 3A to 3C, although the conductor wiring is different in shape depending on a manufacturing process.

It will be appreciated that the aide edges of 2, 3, (3m if present). 4 and 5 can be co-planer and mutually adjacent forming on practice a single, planer edge on each side of the device at the respective ends of those layers, or they can be perallel such that there are no valds or gaps in the region of those edges, and a single planer edge is similarly formed on each side of the device immediately above the underlying insulator.

Cu as a main conductor is protected from SiO₂ or polytimide used as an insulator between adjacent conductors or an interlayer conductor applied in a multi-layer conductor, thereby suppressing Cu diffusion into SiO₂ and a reaction of Cu with polytimide.

Furthermore, since the first coeting conductor interposed between the main conductor made of Cu and the second costing conductor made of Al. At or an Al-Au stoy is a metal having a high melting point), the metal fiscal rarely causes migration, with the result that hillocks developing into voide are not generated. Owing to this, Cu will not be expected and the conductor witing using Cu as the main conductor will be improved in reliability.

Since the first coating conductor positioned in the tower person of the second posting conductor (All or/and Au) is a hard material, even if the second coating conductor, which is exposed by farming contact holds in the Insulator 6 on the wiring, is used as a pad portion, and a bonding wire made of All or Au is directly wedge-bonded or bell-pointed thorato, sufficient mechanical stronger will be maintained. Accordingly, a step of depositing a metal onto a pad portion and patterning II, is no larger necessary, thereby shortening frantisativing steps.

In the ayered conductor wiring eccording to the present invention, the main conductor made of Cu, the underlying conductor (hereinalter, referred to as "Motel A"). The first coating conductor (hereinalter, referred to us "Motel A") the first coating conductor (hereinalter, referred to us "Motel A") and the second coating conductor (hereinalter, referred to us "Metal C") may be formed by the vacuum deposition, equitiering mathod, or the like. Alternatively, thick Cu film may be formed as the main conductor by electroplating using a previously-formed Cu film sean electrode. The manufacturing process will be more specifically explained with reference to F.GS. 4A to 4E, FIGS. 5A to 5E, and FIGS. 6A to 6E.

FIGS. 4A to 4E show an example of the manufacturing steps in the case where Cu as the main conductor is formed into a thin film of less than 10 µm in thickness by the vacuum deposition or the aputtering method. First, on an insulating substrate 1, on underlying conductor 2 made of Matal A, which atrengthens the adhesiveness to the substrate, and a main conductor 3 made of Cu are formed. Upon the structure thus obtained, apticiloresis; 21 is formed in a predetermined

petiem (Fig. 4A). Subsequently, using the photorests! 21 as a mask. Cu and Matal A are eithed together with an elchant (Fig. 4B). Theresiter, over the entire surface of the above-obtained structure, a first coating conductor 4 made of Matal B and a second coating conductor 5 made of Matal C are sequentially formed (Fig. 4C). After that, a photoresial 22 is termed in a precedentallose patient so as to cover the main conductor line by photoiting reptly (Fig. 4D). Then, using the photoresian 22 as a mask, Metals C and B present in the area other than the main conductor line are other depther (Fig. 4B).

In this method, Metal A and the elchard 1 used in the step of PIG. 48 should be chosen in such a way that the relationship of elching rates in the elchard 1 satisfy the following condition:

$$\mathsf{R}_{\mathsf{1},\mathsf{Ou}} \succeq \mathsf{R}_{\mathsf{1},\mathsf{A}} \tag{1}$$

Matals C, B and the etchant 2 used in the step of P(C, 4E should be chosen in such way that the relationship of alching rates in the etchant 2 satisfy the following condition:

$$R_{p_0} \geq R_{p_0}$$

In this way, by choosing an appropriate metal species and an elchant, this lower portion of the wiring may be formed as shown in FIG. 3A and eventuing will not be generated.

FIGS. 6A to 5E show an example of the manufacturing steps in the case where the main conductor made of Cu is formed into a thick film of 10 µm or more in thickness by electroplating. First, on an insulating substrate 1, an underlying conductor 2 made of Metal A, which strengthens the adhesiveness to the substrate, and a conductor 2a for a plating electrode made of Cu which will be part of the main conductor, are formed. On the ciructure thus obtained, a photoresial 23 is formed in a predetermined pattern (FIG. 5A). Subsequently, using an appropriate plating solution, the main conductor made of Cu is allowed to grow on the conductor far for a plating electrode which exposed from a photoresial 23 and than the photoresial 23 is removed (FIG. 5B). Subsequently, over the entire surface of the above-obtained structure, a first costing conductor 4 made of Metal B and a second costing conductor 5 made of Metal C are sequentially formed (FIG. 5C). After that, a photoresial 24 is formed by photoriting raphy in a predetermine pattern so as to cover the main conductor line (FIG. 5D). Further, using the photoresial 24 as a mask, Metals C and B. Ou and Metal A present in the area other than the main conductor time are etched together with an elchant (FIG. 5E).

In this method, Metals C. B. A and the etchant used in the cicp of FIG. 55 should be chosen in such a way that the relationship of exching rates in the atchant satisfy the following condition:

$$R_{c} \ge R_{b} \ge R_{c_{b}} \ge R_{A} \tag{3}$$

In this way, by choosing an appropriate metal specks and an elchant, the lower portion of the writing may be formed as shown in FIG. 36 and overfieng will not be generated.

FIGS. 6A to 82 show an example of the manufacturing steps using electroplating. First, on an incutating substrate 1, an underlying conductor 2 made of Matel A and a conductor 2a for a plating electrode made of Cu which will be part of the main conductor are formed in the same manners as in FIG. 5A. Futner, on the above-obtained estudiums, a photoresist is formed in a pradetermined pattern and the main conductor 3 made of Cu is allowed to grow by electropiating and then the photoresist is removed in the same manners as in FIG. 5B.

Subsequently, a photocrass 25 is formed in a predetermined pattern so as to cover the main conductor line (FIG. 6A). Thereafter, using the photocrass 25 as a mash, Ou and Matel A are etched together with an etchant (FIG. 6B). Then, over the entire ourface, a first coeting conductor 4 made of Matel B and a second coming conductor 5 mails of Matel C are sequentially formed (FIG. 6C). After that, a photocrast 26 is formed by photolithography in a predetermined pattern so as to cover the main conductor line (FIG. 6D). Than, using the photocrasist 26 as a mask, Metals C and B property in the error other than the main conductor line are stored together with an etchant (FIG. 6E).

Also in this methon, Metal A and the exchant I used in the step of FIG. 68 should be chosen in such a way that the retailorable of etching rates in the etchant 1 satisfy the condition given by aforementioned formula [1]. Metals C, R and the etchant 2 used in the step of FIG. 66 should be chosen in such a way that the relationship of ciching rates in the etchant 2 satisfy the condition given by the etchant condition given by the etchant conditions.

In this way, by choosing an appropriate metal species and an ethiant, the lower portion of the wiring may be formed as shown in Fig. 3C and overhang was not be generated.

A combination of a metal and an etchant assistying the conditions given by formulas (1) to (3) may be uncountable. By way of reference of choosing a motal and an etchant assistying predetermined conditions, the relative etching abilities of various types of metal elements to various etchants are listed in Table 1. With respect to a given etchant shown in Table 1, a metal susceptible to etching at room temperature is indicated as (2) a metal susceptible to etching at 100°C is indicated as (2) and a metal invisceptible to etching is indicated as '2". Under predetermined etching conditions, the etching rate gets shower in sequential order of (3) in ". Hence, with reference to this Tuble, the metal and etchant to be chosen can be determined.

EP 0 702:378 A1

Hebal Hebal Hebal Hebal Hebal Hebal He		I				
		elements	9			
(dil.) (a) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	Ti Ta	<u>Q</u>	3	3	3	2
(dil.)	@ ©	1	×	<u> </u>	Į,	×
conc) 6 x dull.) 0 x x conc) 0 x x (dull.) 0 x x (dill.) 6 0 x (conc) 0 x x (conc) 0 x 0 (conc) 0 0 x (conc) 0 0 x (dill.) 0 0 x (dill.) 0 0 x	× 0	<u>×</u>	×	O	×	×
(dil.) (dil.) (conc) (conc) (conc) (dil.) (dil.)	× ©	×	×	Ø	0	×
(dil.) (conc) (conc) (conc) (conc) (conc) (conc) (conc) (conc) (conc)	×	0		Ø	<u></u>	<u></u> ×
(dil.) (conc) (x x x (dil.) (conc) (conc) (dil.)	×	0	×	×	. 🗇	Þ¢
(conc) 0 x x (dil.) 0 x (conc) 0 x (dil.) 0 0 x (dil.) 0 0 x	×	©		Ø	0	<u>×</u>
(dil.)	м	_0	*	×	©	×
(conc) © 0 -	× 0		×	0	×	><
(dil.) 0 0 x		0	1	 ©	9	×
	ĸ	*	×	 @	×	×
H ₃ PO ₄ (conc) @ @ x x	×	×	×		0	×
H2C2O4 © O X X	×	 -	K	0	*	> 4

45

26 30 3€		30		7.5		,,	10		8	
Table I Main Metal	Ketal	e]e	elements	# #	and Br	c,	Btchants			
	Ш		Metal		elements	3				
Stchant	7	Ţį	Ţa	ij	Ş	32	E	ਰ	T.	
HNO3 (come) + HCl (come)	0	×	>~	0	0	0	0	0	0	
NHOj (conc) + HF	©	©	©	0	Q)	0	Ø	•	H	
Cr03 + H2SO4	0	×	_×	_ ×_	×	_×	_ ×	Ø	×	
Pec1 ₃	0	×	<u>×</u>	0	©	×	0	0	×	
SnC1 ₂	©	×	×	0	н	×	0	M		
HgC1 ₂	(5)	×	×	0	М	×	0	0	×	
KOK(dil.)	Ø	 *	×	ж	 H	×	×	*	 >4	
ROH(conc)	©	~~	0	×	**		-	©	. 24	
K3Fe(CN)6 + KOH	·	~~	0		•					
$KI + I_2$	\$	~~·	*	,	34		0		6	
 Susceptible to etching at Susceptible to etching at Ann-susceptible to etching i no data 	ig at bing	100m	a D	Tage.	temperature	1	7	7	7	

Examples

Mereimbelow, Examples of the present invention will be explained with reference to Figures.

⁴⁵ Exemple (

in accordance with manufacturing steps shown in FIGS, 4A to 4E, a layered conductor wiring is manufactured. Circl. on the surface of an alterning substrate, a 0.1 µm-thick Mo film as an underlying conductor and a 6 µm-thick Mo film as the main conductor are sequentially formed by the vacuum deposition method. Thereafter, a photoresist pattern conceptuating to a circuit pattern as formed by photofthography. Subsequently, using this photoretist pattern as a mask and a mixed solution consisting of photoretic acid (77 vol/k), intric acid (9 vol/k), asetic acid (15 vol/k) and water (5 vol/k) as an etchard, the 5 µm-thick Cu film and the 0.1 µm-thick Mo film are etchard together. The etching rate of Cu herein is approximately 0.4 µm/min, and that of Mo is approximately 0.1 µm/min.

Second, over the entire surface, a 7 µm-thick M film as a first coating conductor and a 1 unrithick M film as a second coating conductor are sequentially tormed by the vacuum caposition method. Subsequently, a photoresist pattern is formed so as to enclose the CuMo wring line. Using this photoresist pattern as a mask, and a mixed solution of photophoric acid (95.4 vol%), nitric acid (0.6 vol%), abolic acid (3.0 vol%) and water (1.0 vol%) as an othernit, the 1 µm-thick Mo film and tha 1 µm-thick Al film are etched together. The othering rate of Mo herein is approximately 0.05

jurnishin, and that of Al is approximately 0.08 jurnish. Through these steps, a layered conductor wiring is successfully formed, with no overhang in the lower portion as shown in FIG. 3A.

Thereafter, polyamic acid as a polytride precursor is apin-coated onto the entire surface so as not to incorporate air toams therein under reduced pressure, in an atmosphere of its solvent, followed by curing at 350°C for 120 minutes. On the polyimide insulator thus cored, a photoresist pattern for use in making contact index is formed. Using this photoresist has a rough, chemical dry etching (COE) using mixed gas of oxygen and earbon tetrafluorida is applied to the polyimida to form contact holes. Furthermore, on the time obtained structure, bysered conductor wirings constituting the second bysers or above are sequentially fromed, thereby purposing it multi-layer wiring autostrate.

Example 2

in accordance with manufacturing steps shown in FIGS, 6A to 6E, a layered conductor wiring is manufactured as follows:

First, on a sition substrate having a 0.2 jum-thick thermal axide film on the surface thereof, a 0.1 jum-thick Mo film as an underlying conductor and a 1 jum-thick Cu film as a plating electrode conductor are subsequently formed by a DC magnetron sputtering method. After a photoresist pattern corresponding to a reversal pattern of a shoult pattern is formed by photolithography. Cu serving as the that the conductor is electropialing onto the Cu film to 40 jum in thickness at a current donsity of 15 mA/cm², using a solution containing mainly suitaric acid, copper suitate, and hydrochoric acid. Thereafter, the resist is removed with acetone and the resultant structure is washed in pure water. Since the jetter conductor has a rayoned tapered form having an engle of 80°, if the resist pattern, whose width is slightly nervower than that of the plated conductor, is formed on the pixtod Cu canductor fine as a mask and stohing is performed with an exchant, i.e., a mixed solution of phosphone acid (77 vor%), intic acid (3 vor%), acolic each (15 vor%) and water (5 vor%), excessive Cu can be removed. As a result, the width of the plated conductor line is slightly reduced but the reversal appeted portions almost disappear. At this time, simultaneously the Cu film is slightly etched away from the area (apace portions) other than the fines. The Cu cirching test haven at 0.4 jum/min.

Thereafter, a photoreeist pattern is formed so as to enclose the plated Cu conductor line. Using the photomasist pullum as a mask and a mixed solution of phosphoric acid (77 vors.), nitre acid (3 vors.), acetic acid (15 vors.) and water (5 vors.) as an elchant, line Cu film and Mo Am of the space portions are etched away together. The Cu etching rate herein is 0.4 µm/min, and the Mu etching rate is 0.1 µm/min.

Subsequently, over the entire suriace, 1 µm-thick MQ film as a first coating conductor and 1 µm-thick AI film as a second coating conductor are subsequently formed by the DC magnetion sputtering method. At this time, the Mo and AI films are formed under suitable conditions that a good step coverage is established, for example, under a related Ar gas pressure, thereby coating a side wall of the 40 µm-thick Cu conductor with the Mo and AI films of 0.5 µm at more in thickness. After that, a photoresist pattern as formed so as to enclose the conductor line. Using the photoresist pattern as a mask, and a mixed solution of phosphoric acid (9.5.4 vpl%), hitic said (0.6 vpl%), acetic solid (9.0 vpl%) and water (1.0 vpl%) are an eichent, the 1 µm-thick Mo film and 1 µm-thick AI film are stoked away together. The Mo etching rate haven is approximately 0.05 µm/min and the AI atching rate is approximately 0.08 µm/min.

Through these steps, a thick-lim layered conductor witing can be formed with no overhang in the lawor portion as shown in FIG. 2C.

Subsequently, polyimide is formed in the same manner as in Example 1 and contact holes are made by chemical dry sliching. Furthermore, on the above-obtained structure, layered conductor wirings constituting circuit patterns of the second layer or above are sequentially formed, thereby toming a multilayer thick-like wiring substitute.

Example 3

A planar thin-film cell shown in FIGS. 7A and 78 is manufactured in accordance with the steps of the Example 1.
FIG. 7A is a plan view and FIG. 7D is a cross-sectional view. In FIGS, 7A and 78, on an alumina substate 21, a planic cell: 32 consisting of a manufacture conductor wiring having a structure shown in FIG. 3A. The planar thin-film cell has a square spiral pattern with a number of turns of 5. The fine and space of the layered conductor are 20 µm in width, an conceptor these and a protection film is coalso over the entire surface by the plannic CVD method. Thereafter, using a restat as a mask, pad portions 34 are made by the RIE method using carbon tetralluonde as reaction gas. Thereby an Al surface is exposed.

The coll functions normally as a direct current choke for a power amplifier used in an 800 MHz analog mobile phone.

Exemple 4

A planar choke coll for an MHz switching power source, shown in FIGS. 3A and 98, is manufactured in accordance

with the steps of Example 2. Fig. 8A is a prior viow and Fig. 8B is a cross-sectional view. In Figs. 8A and 88, on a siscen substrate 40 having a thermal exide film 41 on the surface (figure), a lower magnetic flin film 42, an SiQ₂ film 42, a coll 44, a polyimide film 45, an upper magnetic thin film 46, and a polyimide film 47 are subsequently formed. The coil 44 is seanowiched between the upper magnetic thin film 46 and the lower magnetic thin film 42. In this choice coil, unlexts magnetic anisotropy is imparted to the magnetic thin films, of which easy axis of magnetization is indicated by an arrow at Fig. 8A, so that the magnetic thin films are excised in the direction of the hard sole of magnetization in almost all area of the device.

Hereinafter, a manufacturing process of the choice coil will be explained in detail. On a silicon substrate 40 having a thermal oxide film 41 formed thereon, 0.1 jum-thick Al, AlN_k (x = 0 - 0.5) and AlN_k (x = 0.5 - 1) films (not shown) are sequentially formed to improve adhesiveness of the lower magnetic thin film. On the AlN $_{\chi}$ ($\chi = 0.5 - 1$) film, a 5.0 μ m thick lows: magnetic thin film 42 is formed. The magnetic thin film 42 is of FeCoBC-based and haterq emphysicus magnetic film in which an emorphous magnetic phase rich in FoCo and an ario phous traulating phase rich in boron and carbon are homogeneously dispersed. The saturation magnetic flux density of the film 42 is 1.6 T, the relative magnetic permeability in the direction of the herd exis of magnetization is 1100, and resetivity is 300 µΩ cm. Using a resist pattern as a mask and a mixed solution of phosphoric acid (77 vol%), nitric sold (3 vol.%), aceric sold (15 vol.%) and water (5 vol.%) as an etchant, the magnetic thin him is etchaid. On this structure, 5.0 pm thick \$10, film 43 is formed by sputtering. On the film 49, a coil 44 consisting of a layered conductor having a cross-sectional structure shown in FIG. 3C is formed in the same mannor as in Example 2. The coil 44 has a pattern in which two rectangular spiral coas, one is a right handed aprel, the other is a left handed spiral, are jumposed to each other. The number of turns of the coil is 6. The thickness of the Cu conductor is 50 µm. Subsequently, a polyimide film 45 is formed between lines of the coil 44 and on the lines. In the same means as in Example 1. After the surface of the polyimide film 45 is cuffic ently made that a 6 µm-thick upper magnetic thin film 46 to formed of the same material as that employed in the lower magnetic thin film 42 and etched in the same mannor as in the case of the lower magnetic thin film 42. Further, over the film 46, a polylinide film 47 is formed as a protecting film. Subsequently, a resist pattern is formed in order to make holes in part portions. Using the resist pattern as a mask, the polyimide film 47 in eached by chemical dry electing using mixture gas of caygin and carbon tetrafluaride and thereby the Al surface of the pad portion is exposed. Finally, a direct current magnetic field of 4 kVM is applied to the magnetic thin likes in the direction of an arrow snown in FIG. 8A in vacuum and then the films are subjected to heat treatment at 320°C to impart uniqueal magnetic anisotropy. Alternatively, the uniqueal magnetic anisotropy can be imparted by forming a soft magnetic thin film in a ciract current respondic field.

The planar choke coll thus obtained has an inductance of 0.5 µH and a direct current coll resistance of 0.24). Further, a direct current at which the inductance reduces by 50% is 1.6A.

A control IC, MOSFET for switching, and a Schottoky diode for rectification, all are bare chips, and the choke coil are bonded to each other with an Au wire of 50 µm in diameter, thereby forming a boost chopper type OC to DC converter functioning at 5 MHz. This converter is capable of risking a 3.8 V input voltage to 5 0 V and its power conversion officionay is 8.2% at the time when 3.0 W of power is output.

Other than the aforementioned Examples, various electronic devices and magnetic devices can be manufectured by applying the present invention as described follows:

For example, in accordance with the same manufacturing process of the layered conductor writing 89 in Example 2, a planar transformer can be formed which has a primary and encountary tryated conductor coils wound at magnetic thin tilm as shown in FiG. 9, in FiG.9, on a citicon cobitrate 50 having a thermal citide film 51 formed thereon, the lower conductor of a primary coil 52, the lower conductor of a secondary coil 53, a magnetic substance 50, the upper conductor of the primary coil 52 and the upper conductor of the secondary coil 52, each independently insulated, are same number set in Example 2 and connected to each other. The uniter cutation of the baselument is cualled with a polylimida film 55. Pad holes are made at portions of the surface corresponding to both ends of the primary coil 52 and secondary coil 53.

Furthermore, a thin-film magnetic head for a hard disk differ as shown in FIC. 10 can be menufactured. In FIC. 10, on a silicon substrate 60 having a thermal oxide film 81 formed thereon, \$KO₂ film 63 having an MR series 64 ambedded thorian, the lower care 55 made of CoZnNb amorphous soft magnetic thin film. \$IO₂ film 66 which forms a 0.1 µm recording gap at the end of the head, a layered conductor coll 57 formed in the same marrier as in Example 2, a polyim de film 66 coated on the tayered conductor coil 67, and an upper core 69 made of 2.0 µm-thick CoZnNb emorphous soft magnetic thin turn are subsequently formed.

Furthermore, other than Examples mentioned above, the tayeror conductor wiring of the present invention out be used in a wiring of a semiconductor device.

BEST AVAILABLE COPY

Claims

1. An electronic or magnetic device having a conductor wiring enclosed by an underlying insulator (1) and a surrounding insulator (8),

characterized in that said conductor wiring comprises

an underlying conductor (2) formed in a predatermined pattern on a surface of the underbring insulator (1) one



2005年 4月 4日(月)20:30/#719:47/N0.0103264(P. 41)98 2005年 4月 4日(月)17:12/#717:05/文章号4802583565 P 15

EP 0 702 379 A1

Claime

 An electronic or magnetic device having a conductor wiring enclosed by an underlying insulator (1) and a surrounding insulator (8),

characterized in that said conductor wiring comprises

an underlying conductor (2) formed in a predetermined pattern on a surface of the underlying insulator (1) and made of at least one of; TI, Ya. Mo, Cr, NE and W and an aboy of one or more thereof;

a train conductor (3) made of Cu formed in a predatermined pattern on east underlying conductor (2); a first conting conductor (4) made of at least one of: TL Ta, Mo, No and Nt and an alloy of one or more thereof.

10 and

a second scaling (5) conductor made of at least one of: Au, A1 and an alloy thereof, each coalings formed in this order to provide a surface existing on the surface of said main conductor which fees and surrounding resultator (6).

- A magnetic device according to claim 1 including at least one coll formed from conductor witing as defined in claim 1.
 - A device according to alarm 1 or 2, characterized in that seld underlying conductor (2) has a thickness of 0.05 to 10
 µm.
- 4. A device according to any preceding claim, characterized in that said first and second coating conductors (4, 5) have a thickness of 0.5 to 10 µm.
 - 8. A device according to claim 4, characterized in that and second coating conductors (4, 5) have a trickness of 1 to 10 jun.
 - A magnetic device according to any one of cigims 2 to 6 wherein the or each coil is of planar form.
 - A method of making an electronic or magnetic device having a conductor wiring enclosed with an underlying insulator (1) and a surrounding insulator (6).

characterized in that unid conductor wiring comprises:

an underlying conductor (2) formed in a predatermined pattern on a surface of an underlying insulator (1) and made of at least one of:

TI, Ta, Mò, Cr, Nb and W and an alloy of one or more thereof.

a main conductor (2) made of Cu formed in a predetermined pattern on each underlying conductor (2); and first and second coating conductors (4, 5) which includes forming an exposed surface of said main conductor (3) made of Cu by alternately forming at least one first coating conductor layer of at least one of Tt, Ta, Mo, No and Ni and an effoy of one or more thereof and at least one second coating conductor layer of ut least one of: AJ, AI and an alloy, thorcol followed by removing a portion by sections.

- 8. A method of making a device according to any properting claim, characterised in that when said main conductor (3) made of Gu and underlying conductor (2) are simultaneously etched with a first stehant, if atching rates of said should satisfy the following ratializable:
 3 are defined as P_{1,00} and P_{1,0} respectively, said etching rates
 - PLOU PRIA.

and

30

48

when early list and eccount coating conductors (4, 5) are simultaneously elebed with a second stahent, if stohing rates of said first and second staking conductors (4, 5) are defined as $P_{2,0}$ and $F_{2,0}$, respectively, said stahing rates should satisfy the following relationship:

R_{2.0} ≥ R_{2.8}.

9. A method of making a device according to any one of desires 1 to 7, characterized in that when said main conductor (3) made of Cu, said underlying conductor (2), and said lites and second coating conductors (4, 5) are struittaneously either with an etchant, if etching rates of said main conductor (3), underlying conductor (2) and first and second coating conductors (4, 5) are defined as R_{Ob}. R_A. R_B and R_C, respectively, said etching rates should setictly the

FRCApr. 4. 2005 11:33AM Walker & Sako, LLP 2005年 4月 4日(月) 20:31/新加9:47/No. 0103264中,42 99 PROM NEC PATENT SERVICE. LTD. 2005年 4月 4日(月) 17:12/新打7:05/文配号4802583565 P 16

EP 0 702 379 A1

 $\mathsf{H}_{\mathsf{C}} \supseteq \mathsf{H}_{\mathsf{B}} \supseteq \mathsf{H}_{\mathsf{C}_{\mathsf{U}}} \supseteq \mathsf{H}_{\mathsf{A}}.$

- 10. An electric device according to any one of claims 1 to 6, characterized in that a plurality of said conductor wirings are layered to torm a multi-layered wiring.
 - 11. A device according to any one of claims 1 to 6 or 10 which is one of the tollowing: a planar thin film coil, a planar choke coil, a planar transformer, a thin film magnetic head, a semiconductor or an inductor.


15


e0 .


36


45


65











F I G. 7A



F | G. 7B




FIG: 8A






FIG. 88





BEST AVAILABLE COPY

EUROPEAN SEARCH REPORT

EP 95 30 6536

	PARTITION CON	SIDERED TO BE PELEV	ANT	_
Category	نب رسيس محلة لم ومنك	di indicacion, where appropriate, parameter	Redreset to strike	CP. APPLICATION OF THE APPLICATION (MILELA)
٨	" column 5, line	UITO ISMU ET AL) 26 5 - line 46; figures	1 ·J, G, 1	1
x	4A=4C, 5 *		7	
	PATENT ABSTRACTS Vol. D14 no. D48 § JP-A-D1 277311 November 1989, R Abstract P	(P-0997) on large as	1	
İ	PATENT ABSTRACTS vol. 009 no. 208 & JP-A-60 128541 9 July 1985, * abstract *	DF JAPAN (E-358) .15 November 15 (HITACHI SEISAKUSHO KI	1 (3)	
-				<u> </u>
1	٠			TECHNICAL PROME SEASCHED (IO.Q.4)
- 1			Í	H01F
- [1	G118
1			1	[
- 1				
- 1			i i	
			Į.	
- 1			- []	
ı				
:				
1			1	
- 1			1 1	
- 1				
I			1 (
				
. 1	الحاز كاحكنا بهجيئة يستعمل مي	ters drawn up he all shine	7 [
		المستدعان والمشتقول والمحا		R-11-
	HE HAGUE	19 December 199	5 B ija	1. E
من کائٹی پر	PERCELY APPERED BOCKING AND A STATE OF THE S	CTR C. Breezy on print E: myllin paident gelgen the Rive	info und orbito de la	
		نته نمستون ا 🗨 🕶	مطور الأوي مي و	
A J House	ariani in a sereni	L: Acceptant des		